Delay and Area Optimization for Discrete Gate Sizes under Double-sided Timing Constraints
نویسندگان
چکیده
A three-step algorithm is presented for discrete gate sizing problem of delay/area optimization under double-sided timing constraints. The problem is rst formulated as a linear program. The solution to the linear program is then mapped onto a permissible set. Using this permissible set, the gate sizes are adjusted to satisfy the delay lower and upper bounds simultaneously.
منابع مشابه
Explicit Logical Effort Formulation for Minimum Active Area under Delay Constraints
This paper presents a gate sizing method which formulates minimum active area solutions under delay constraints. It is based on the logical effort delay model. Such minimization of transistor widths has direct impact on the power consumption and circuit area reduction. The explicit formulation of the method takes into account the maximum input capacitance, the output load to be driven, and the ...
متن کاملGate sizing for constrained delay/power/area optimization
Gate sizing has a significant impact on the delay, power dissipation, and area of the final circuit. It consists of choosing for each node of a mapped circuit a gate implementation in the library so that a cost function is optimized under some constraints. For instance, one wants to minimize the power consumption and/or the area of a circuit under some user-defined delay constraints, or to obta...
متن کاملA Robust Discrete FuzzyP+FuzzyI+FuzzyD Load Frequency Controller for Multi-Source Power System in Restructuring Environment
In this paper a fuzzy logic (FL) based load frequency controller (LFC) called discrete FuzzyP+FuzzyI+FuzzyD (FP+FI+FD) is proposed to ensure the stability of a multi-source power system in restructured environment. The whale optimization algorithm (WOA) is used for optimum designing the proposed control strategy to reduce fuzzy system effort and achieve the best performance of LFC task. Further...
متن کاملComplexity Of Minimum-Delay Gate Resizing
Gate resizing for minimum circuit delay is a fundamental problem in the performance optimization of gate-level circuits. In this paper , we study the complexity of two diierent minimum-delay gate resizing problems for combinational circuits composed of single-output gates. The rst problem is that of gate resizing for minimum circuit delay under the load-dependent delay model. The second problem...
متن کاملLayout-driven Logic Optimization
With the advent of deep sub-microntechnologies,interconnectloads and delays are becoming dominant. Consequently, the currently used design ow of iterativelyperforming logic synthesis with statistical wire-load models, doing placement & routing, extracting par-asitics, and using them back in the synthesis tool runs into serious timing convergence problems. Layout-driven synthesis has become the ...
متن کامل